y,tarjeta de circuito impreso, Personalización de PCBA y PECVD, productor de prototipos y fabricación

Descargar | Acerca de | Contacto | Mapa del sitio

Análisis de fallas del regulador de baja caída. - y

Tecnología de PCB

Análisis de fallas del regulador de baja caída.

En el proceso de ensamblaje de montaje en superficie de PCBA, varios componentes electrónicos fallan a menudo. Hoy, compartimos un caso de estudio sobre el análisis de falla de un regulador lineal 3A, explicando cómo mirar más allá de la superficie e identificar rápidamente la falla.

1) Chip failure description: Vin is short-circuited to ground.

Vin is short-circuited to ground.

Vin is short-circuited to ground.

2) Device failure analysis: The chip experienced an EOS (Electrical Over-Stress) failure as confirmed by IV testing with Vin short-circuited to ground.

IV test confirms Vin to ground short circuit.

IV test confirms Vin to ground short circuit.

No obvious anomalies were observed in appearance or acoustic scanning, but X-ray revealed suspected burn damage.

Suspected to have been burned

Suspected to have been burned

Upon opening the cover, it was found that the chip’s EOS burnout was most severe at the VCNTL pin rather than Vin.

The chip's EOS has been burned out

The chip’s EOS has been burned out

The chip's EOS has been burned out

The chip’s EOS has been burned out

3) Root cause analysis: It is suspected that over-voltage stress introduced by VCNTL caused the chip failure. The VCNTL pin is defined as an input pin, which could potentially experience over-voltage stress.

VCNTL introduces excessive electrical stress leading to failure

VCNTL introduces excessive electrical stress leading to failure

Further analysis revealed that the metal morphology along the VCNTL-VIN link appeared melted, and measuring the IV between VCNTL and VIN showed a short circuit. Por lo tanto, the chip failed due to over-voltage stress introduced by VCNTL. Analysis of the chip’s logic block diagram matched the failure phenomenon with its logical function.

Chip Logic Diagram

Chip Logic Diagram

Removing the top layer of metal clarified that the chip’s failure was indeed caused by over-voltage stress introduced by VCNTL.

VCNTL introduces excessive electrical stress leading to failure.

VCNTL introduces excessive electrical stress leading to failure.

VCNTL introduces excessive electrical stress leading to failure.

VCNTL introduces excessive electrical stress leading to failure.

4) Board level confirmation: After analysis, it was confirmed that damage to other peripheral devices on the board caused the voltage stress on the VCNTL pin to exceed its specification value. Hence, this chip was avictim.

EOS is the most common phenomenon encountered in failure analysis. Identifying the root cause through EOS failure symptoms is challenging and requires analysts to have clear logical thinking and extensive knowledge.

Anterior:

Próximo:

Deja una respuesta

Dejar un mensaje